Video Processing with FPGA


This Course is on implementing different Video Processing algorithm on FPGA. We implement the algorithm on High Level Synthesis [HLS], simulate it with the image input, generate & export IP from the HLS. The HLS IP is integrated with the necessary video processing pipeline [block design] and implemented on the FPGA Device.

We have “Implemented Sobel Edge Detection, Dilation, Histogram Equalize, Fast Corner like algorithm” on HLS and then FPGA. For the debugging the algorithm on the FPGA, we have initialized the Test Pattern Generator [TPG] IP and Video DMA [VDMA] for processing the image streams on the DDR with the Processing System involvement.


After Completing this course you will be able to:

  1. Utilized the HLS Video Processing Library and Implement as well as Simulate different OpenCV Algorithm on HLS
  2. Integrating the HLS IP with Video Processing Pipeline with TPG and VDMA and Implementing on the FPGA Device.
  3. Implementing the XfOpenCV [SDSoC] Library on HLS for Computer Vision
  4. Migrating the OpenCV algorithm into XfOpenCV

Video Processing with FPGA, Free Tutorials Download

Download  Video Processing with FPGA  Free

Go to Download Tutorials Page Go to HomePage Tutorials

Password :

Author: Ho Quang Dai

I am Ho Quang Dai, from Vietnam – A country that loves peace. I share completely free courses from major academic websites around the world. Hope to bring free knowledge to everyone who can’t afford to buy

Related Courses

Notify of
Inline Feedbacks
View all comments

Report Link Die

Please provide the most detailed information, we will re-upload as soon as possible